Tap-length Optimization of Decision Feedback Equalizer Using Genetic Algorithm
نویسندگان
چکیده
منابع مشابه
An Area Efficient 4Gb/s 3-Tap Decision Feedback Equalizer with Current-Integrating Summer
of the Thesis An Area Efficient 4Gb/s 3-Tap Decision Feedback Equalizer with Current-Integrating Summer by Chen Zhang Master of Science in Electrical and Computer Engineering Northeastern University, April 2016 Prof. Yong-Bin Kim, Adviser As the requirement of wire line applications increases, the demand for higher data transmission bandwidth is continuously exploding. While the on-chip speed h...
متن کاملA 1-Tap 40-Gbps Look-ahead Decision Feedback Equalizer in 0.18μm SiGe BiCMOS Technology
This paper describes a fully-differential 1-Tap decision feedback equalizer (DFE) in 0.18μm SiGe BiCMOS technology. The circuit is capable of equalizing NRZ data up to 40 Gbps. A look-ahead architecture is used with modifications to reduce complexity in the high speed clock distribution. An analog differential voltage controls the tap weights. The design is fabricated in 0.18μm SiGe BiCMOS tech...
متن کاملElimination of ISI Using Improved LMS Based Decision Feedback Equalizer
receiver. The channel disrupts the transmitted signal by spreading it in time. Although, the LMS algorithm is robust and reliable, it is slow in convergence. In order to increase the speed of convergence, modifications have been made in the algorithm where the weights get updated depending on the severity of disturbance.
متن کاملAsymptotic Bayesian decision feedback equalizer using a set of hyperplanes
We present a signal space partitioning technique for realizing the optimal Bayesian decision feedback equalizer (DFE). It is known that when the signal-to-noise ratio (SNR) tends to infinity, the decision boundary of the Bayesian DFE is asymptotically piecewise linear and consists of several hyperplanes. The proposed technique determines these hyperplanes explicitly and uses them to partition t...
متن کاملBehavioral Simulation of Decision Feedback Equalizer Architectures Using CppSim
Setup Introduction A. Challenges in High Speed Serial Link Design B. Signal Restoration using a Decision Feedback Equalizer (DFE) Preliminaries A. Opening Sue2 Schematics B. Running CppSim Simulations Plotting Time-Domain Results A. Output signal plots B. Output signal Eye Diagrams C. RMS Jitter Examining Non-Idealities A. Intersymbol Interference (ISI) B. Reflections C. Non-Linearity and Offse...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of the Korea Institute of Information and Communication Engineering
سال: 2015
ISSN: 2234-4772
DOI: 10.6109/jkiice.2015.19.8.1765